C5-2 A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer
نویسندگان
چکیده
An all-digital 2-tap half-rate time-based decision feedback equalizer (TB-DFE) was demonstrated on a 10mm on-chip serial link. Implemented in a 65nm GP technology, the transmitter and receiver achieve an energy-efficiency of 31.9 and 45.3 fJ/b/mm, respectively, at a data rate of 10Gb/s. A Bit Error Rate (BER) less than 10-12 was verified for an eye width of 0.43 Unit Interval (UI) using an in-situ BER monitor.
منابع مشابه
A 10 Gb/s Equalizer in 0.18μm CMOS Technology for High-speed SerDes
A 10 Gb/s equalizer consisting of analog equalizer and two-tap halfrate decision feedback equalizer (DFE) in a 0.18μm CMOS has been designer. By employing capacitive degeneration and inductive peaking techniques, the analog equalizer achieves large boosting. The pipelined half-rate architecture is used to improve the transmitted data rate in DFE with a small increase in area. Measurement result...
متن کاملA 10Gb/s compact low-power serial I/O with DFE-IIR equalization in 65nm CMOS Citation
Citation Yong Liu et al. “A 10Gb/s compact low-power serial I/O with DFE-IIR equalization in 65nm CMOS.” Solid-State Circuits Conference Digest of Technical Papers, 2009. ISSCC 2009. IEEE International. 2009. 182-183,183a. © 2009 Institute of Electrical and Electronics Engineers. As Published http://dx.doi.org/10.1109/ISSCC.2009.4977368 Publisher Institute of Electrical and Electronics Engineers
متن کاملBehavioral Simulation of Decision Feedback Equalizer Architectures Using CppSim
Setup Introduction A. Challenges in High Speed Serial Link Design B. Signal Restoration using a Decision Feedback Equalizer (DFE) Preliminaries A. Opening Sue2 Schematics B. Running CppSim Simulations Plotting Time-Domain Results A. Output signal plots B. Output signal Eye Diagrams C. RMS Jitter Examining Non-Idealities A. Intersymbol Interference (ISI) B. Reflections C. Non-Linearity and Offse...
متن کاملA 0.6pJ/b 3Gb/s/ch transceiver in 0.18 µm CMOS for 10mm on-chip interconnects
This paper presents a high speed and low energy transceiver for 10mm long minimum width on-chip global interconnects. To improve the link bandwidth, the transmitter employs a capacitive-resistive pre-emphasis technique and the receiver employs the AC-coupled Resistive Feedback Inverter (RFI) de-emphasis technique. Exploiting two emphasis techniques, the proposed interconnect achieves 1.26GHz ba...
متن کاملISSCC 2013 / SESSION 7 / OPTICAL TRANSCEIVERS AND SILICON PHOTONICS / 7 . 4 7 . 4 A Blind Baud - Rate ADC - Based CDR
ADC-based receivers process the received data in the digital domain, eliminating the need for much of the analog front end. In addition, a feed-forward blind architecture [1,2] eliminates the feedback loop between digital and analog domains so that the ADC and digital CDR can be designed and simulated independently. Previous works [1,2] sampled the incoming data at 2 samples per UI and at 1.45 ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2017